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Recently, encouraging progress has been made on surface-channel inversion-mode In-rich InGaAs
NMOSFETs with superior drive current, high transconductance and minuscule gate leakage, using
atomic layer deposited (ALD) high-k dielectrics. Although gate-last process is favorable for
high-k/III–V integration, high-speed logic devices require a self-aligned gate-first process for
reducing the parasitic resistance and overlap capacitance. On the other hand, a gate-first process
usually requires higher thermal budget and may degrade the III–V device performance. In this
paper, we systematically investigate the thermal budget of gate-last and gate-first process
for deep-submicron InGaAs MOSFETs. We conclude that the thermal instability of (NH4)2S
as the pretreatment before ALD gate dielectric formation leads to the potential failure of
enhancement-mode operation and deteriorates interface quality in the gate-first process. We thus
report on the detailed study of scaling metrics of deep-submicron self-aligned InGaAs MOSFET
without sulfur passivation, featuring optimized threshold voltage and negligible off-state
degradation.VC 2011 American Institute of Physics. [doi:10.1063/1.3553440]
I. INTRODUCTION
The continuous device scaling and performance
improvements required by the International Technology
Roadmap of Semiconductors (ITRS) are facing a grand chal-
lenge as conventional Si CMOS scaling is approaching its
fundamental limits. As several new technologies such as
high-k metal gate integration, silicon-on-insulator (SOI)
devices, nonplanar Si transistors and strained channel materi-
als have been developed to maintain the Moore’s Law, tre-
mendous efforts have been spent to look into those alternative
channel materials “beyond Si” such as Germanium and III–V
compound semiconductors. In particular, high indium content
InGaAs is considered as the most promising n-channel mate-
rial for future low-power high-performance CMOS applica-
tions, benefiting from its high electron mobility, saturation
velocity and trap neutral level near conduction bandedge. In
the quest for perfect dielectrics on III-V semiconductors, sig-
nificant progress has been made recently on many promising
dielectrics including atomic-layer-deposited (ALD) Al2O3 ,
1–4
HfO2 ,
4–6 HfAlO, 4,7,8 ZrO2 (Ref. 9) and in situ molecule-
beam-epitaxial (MBE) Ga2O3(Gd2O3).
10–12 Most recently, re-
cord-high inversion current2,13 and transconductance14,15 with
good off-state performance15 have been achieved for InGaAs
MOSFETs with high-k gate dielectrics formed by ALD.
In our previous long-channel and deep-submicron
InGaAs MOSFET fabrication, a gate-last nonself-aligned
process was applied, which requires a low thermal budget af-
ter high-k dielectric and metal gate formation and is favor-
able for a simplified process. However, real high-speed logic
devices require a gate-first self-aligned process by eliminating
overlap capacitance and reducing the series resistance.
Recently, self-aligned ALD high-k/In0.53Ga0.47As MOSFETs
with a TaN, 6,8 TiN,12 TiW, 16 or W (Ref. 17) metal gate were
demonstrated. The threshold voltage in Refs. 6, 8 and 12 is
relatively low for enhancement-mode operation, resulting in
an intolerable off current at zero gate voltage. It has also been
reported that the gate-first process introduces a much larger
interface trap density between the high-k and InGaAs inter-
face.18 It is worth pointing out that for the surface-channel
InGaAs MOSFET gate stack formation, channel surface prep-
aration such as HF/HCl, NH4OH, and (NH4)2S are usually
applied before ex situ ALD high-k process, which provides a
simple yet effective way to realize high-quality interface.
However, the thermal stability of these surface pretreatments
may cause some detrimental effects due to the higher thermal
budget for gate-first self-aligned process. Moreover, all
reported self-aligned InGaAs MOSFET processes use refrac-
tory metals as the gate metal. Dry etching of refractory metals
is a more complicated process than lift-off of conventional
metals and can potentially deteriorate the insulating high-k
dielectric and the high-k/InGaAs interface.
In this paper, we report on a systematic study on the
thermal budget for gate-last and gate-first InGaAs MOSFET
fabrication. It is found that (NH4)2S surface preparation is
thermally unstable at processing temperatures higher than
400–500 C and is incompatible with the gate-first self-
aligned process. High temperature annealing of the sulfur-
treated surface is harmful for the interface quality, resulting
in significant threshold voltage shift and the deterioration in
off-state performance. Furthermore, by optimizing the ther-
mal budget of the gate-first process, a simple metal (Ni/Au)
lift-off process is used in the fabrication of self-aligned
inversion-mode InGaAs MOSFETs. A complete scaling met-
rics study is carried out for the self-aligned devices with gate
a)Author to whom correspondence should be addressed. Electronic mail:
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lengths from 300 nm down to 100 nm. The thermal budget
discussion of the gate-last nonself-aligned process and
the thermal stability of sulfur passivation are discussed
in Sec. II. The fabrication process, thermal budget and scaling
metrics study of the gate-first self-aligned process are
addressed in Sec. III.
II. GATE-LAST NON-SELF-ALIGNED PROCESS
A. Experiment details
Figure 1 shows the schematic cross section and fabrica-
tion process flow of gate-last nonself-aligned In0.75Ga0.25As
MOSFETs. The substrate material is similar to those
reported before, in which a 500 nm p-doped 4 1017 cm3
buffer layer, a 300 nm p-doped 1 1017 cm3 In0.53Ga0.47As
and a 12 nm 1 1017 cm3 In0.75Ga0.25As channel layer
were sequentially grown by MBE on a 2-inch InP
pþsubstrate. After surface degreasing and ammonia-based
native oxide etching, 10 nm thick Al2O3 encapsulation layer
was deposited using an ASM F-120 ALD reactor at 300 C.
Source and drain regions were selectively implanted with a
Si dose of 1 1014 cm2 at 20keV. Here 200 nm thick
electron beam resist PMMA A4 was used as hard mask to
protect the channel region underneath from the ion implanta-
tion. Implantation activation was performed by rapid thermal
anneal (RTA) at 600 C for 15 s in N2 ambient. Al2O3 gate
dielectric (5 nm) was regrown by ALD after removing the
encapsulation layer. (NH4)2S was used to passivate the surface
before the gate oxide growth. To study the thermal stability of
sulfur treatment, the two post-deposition anneal (PDA) pro-
cess was performed at 400 C or 600 C in N2 ambient. The
source and drain ohmic contacts were made by an electron
beam evaporation of a combination of AuGe/Ni/Au and lift-
off process followed by a RTA at 320 C for 30 s also in N2
ambient. Finally, the gate electrode was defined by electron
beam evaporation of Ni/Au and lift-off process. All patterns
were defined by a Vistec VB-6 UHR electron-beam lithogra-
phy (EBL) system. In a gate-last non-self aligned process, the
metal gate electrode has an overlap of 100 nm with the
source and drain region to avoid the misalignment for the
second EBL.
B. Thermal budget
In the gate-last process, because the ALD Al2O3 gate
dielectric is regrown after the S/D activation, the thermal
budget of the high-k/InGaAs is determined by the process
following gate oxide regrowth. Therefore, the gate-last pro-
cess usually requires a lower thermal budget and is consid-
ered beneficial for the high-k dielectric integration. In this
study, the PDA process at either 400 C or 600 C is the
dominant factor in terms of thermal budget consideration. A
PDA process after the ALD dielectric growth condenses the
film and decreases the hysteresis, which is considered helpful
to the gate stack in most cases. On the other hand, it
increases the thermal budget and may cause inter-diffusion
at the oxide/III–V interface. In this experiment, we find that
a PDA of 600 C causes a negative threshold voltage shift
and degrades the off-state performance. We ascribe this det-
rimental effect to the thermal instability of the sulfur pre-
treated interface. The details are addressed in the next
section.
C. Thermal instability of sulfur passivation
Figure 2 shows the output and transfer characteristics of
two 160-nm gate length gate-last In0.75Ga0.25As MOSFETs
with 400 C or 600 C PDA process after gate dielectric
deposition. The EOT of these devices is around 2.4 nm. The
on current improves by 5% for the device with 600 C
PDA. However, there is a clear shift of the Ids-Vgs curve to
the negative gate voltage. This is further confirmed by the
split CV measurement result shown in Fig. 3. For the same
160-nm Lg device, the gate capacitance start to increase at
around 0.3 V for 400 C PDA devices, while this threshold
shifts to around 0V for 600 C annealed devices. A 10%
increase in Cgc is also observed which may result from an
increase in dielectric constant after 600 C PDA. Moreover,
the threshold voltage shift is present for all devices regard-
less of the gate length as illustrated in Fig. 4. Here the thresh-
old voltage is obtained using conventional linear
extrapolation at low drain bias for devices with Lg from 140
to 250 nm. A threshold voltage shift of approximately
0.3V is consistently observed for all devices annealed at
600 C. Meanwhile, the subthreshold slope (SS) degrades by
about 20% for 600 C annealed devices, as shown in Fig. 5.
One origin for the negative VT shift is that the sulfur
layer at the interface diffuses into InGaAs and is partially
activated at PDA temperatures higher than 400 C. Previous
XPS studies show that after ALD growth, monolayers of sul-
fur still exist at high-k/III-V interface.19,20 More recently,
monolayer doping (MLD) has been successfully realized on
FIG. 1. (Color online) Schematic cross
section and fabrication process of a non-
self-aligned inversion-mode n-channel
In0.75Ga0.25As MOSFET with gate-last
process. 400 or 600C PDA process after
gate dielectric regrowth is added to
investigate the thermal stability of the
(NH4)2S treatment.
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InAs substrate with (NH4)2Sx pretreated surface and thermal
diffusion process.21 Similarly to MLD, our results also sug-
gest that the 600 C PDA drives in the sulfur atoms at Al2O3/
InGaAs interface, which serve as n-type dopants in the
channel region. A simple calculation reveals that a
DQ1.6 1012 cm2 additional negative charge has been
induced by the S-doping. The S-induced negative sheet
charge depletes the p-type channel region even at zero gate
bias. This explains the negative VT shift observed for devices
with 600 C PDA. The 20% degradation in SS indicates that
more interfaced traps have been introduced after high tem-
perature annealing: this also contributes to the negative VT
shift. The trap neutral level (TNL) in In0.75Ga0.25As lies
close to conduction band. Traps below the TNL are mainly
donorlike. The increase in donor traps gives a larger positive
interface charge at flatband condition, which tends to facili-
tate inversion. As a result, the measured threshold voltage
for the 600 C annealed devices shift to negative gate volt-
age. Note that negative threshold voltage shift is unfavorable
for enhancement-mode operation because it dramatically
increases the off-state current at Vgs¼ 0. This conclusion
could be used to explain the low VT of the gate-first self-
aligned InGaAs devices reported before in Refs. 6, 8, 12.
Similar results have been reported in a recent
In0.53Ga0.47As MOS capacitor study.
18 In their experiment, the
thermal budget for the sulfur passivated surface is 500 C for
the gate-last and 700 C for the gate-first scheme. MOS capaci-
tors with the gate-first process are found to have much larger
interface trap density (Dit) than gate-last samples for both
Al2O3 gated and HfO2 gated capacitors. This suggests that the
sulfur monolayer remains intact with thermal processing tem-
perature up to 500 C, consistent with our device-level results.
In summary, (NH4)2S treated InGaAs surface is suscepti-
ble to thermal instability with process temperature higher than
400–500 C, which could cause a significant negative VT shift
and degradation in off-state performance. This can be pre-
vented in the gate-last process by lowering the thermal budget
after ALD gate dielectric growth. In the gate-first configura-
tion, however, the thermal budget is dominated by the rela-
tively high source and drain activation temperature with a
typical temperature of 600 C or higher for In-rich InGaAs.
Thus (NH4)2S treatment is inapplicable to the gate-first self-
aligned In-rich InGaAs enhancement-mode MOSFET process.
Although the S-doping effect may cause integration problems
with the gate-first process, it does offer a potential solution to
ultra-shallow n-type source and drain junctions and simple VT
adjustment scheme for InGaAs MOSFET design. Further
research on utilizing this S-doping concept is on-going.
III. GATE-FIRST SELF-ALIGNED PROCESS
A. Experiment details
Figure 6 shows the schematic cross section and the fabri-
cation process flow of a gate-first self-aligned In0.65Ga0.35As
MOSFET using conventional Ni/Au as metal gate. A 500 nm
FIG. 3. (Color online) Split CV measurement of an Lg¼ 160 nm gate-last
In0.75Ga0.25As MOSFET. The inversion threshold shifts 0.3 V to a nega-
tive gate voltage for 600C PDA condition, with a 10% increase in Cgc.
FIG. 4. (Color online) Linear extrapolated (Vds¼ 50 mV) threshold voltage
for a gate-last In0.75Ga0.25As MOSFET with various gate lengths. A consist-
ent 0.3 V VT shift is observed for all devices after 600C PDA.
FIG. 2. (Color online) (a) output and (b)
transfer characteristics of an Lg¼ 160 nm
gate-last In0.75Ga0.25As MOSFET with
400 or 600 C PDA process after gate
dielectric deposition.
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p-doped 4 1017 cm3 buffer layer, a 300 nm p-doped
1 1017 cm3 In0.53Ga0.47As and a 20 nm strained 1 1017
cm3 In0.65Ga0.35As channel layer were sequentially grown
by MBE on a 2-inch InP pþsubstrate. After BOE and
NH4OH pregate treatment, a 5 nm ALD Al2O3 gate dielectric
was deposited at a substrate temperature of 300 C. Then
100nm thick Ni/Au gate electrode was defined through EBL,
electron beam evaporation and lift-off process. The defined
gate line has a width varying from 100 to 300 nm. After
defining the source and drain active region, Si implantation
was performed at an energy of 20 keV and a dose of 1 1014
cm2. Here the 100 nm thick metal gate was used to block
the incoming implanted ions in a self-aligned fashion. The Si
implanted source and drain was activated using RTA at 600
C for 15 s in N2 ambient. The key reason it is possible to
use Ni/Au as the metal gate instead of refractory metals in
gate-first self-aligned MOSFET fabrication is that the
required activation temperature for the implanted source and
drain in InGaAs is as low as 600 C. Finally, the source and
drain contact and testing pads were defined and AuGe/Ni/Au
ohmic metal was annealed at 320 C for 15 s. In the gate-first
self-aligned process, there is no overlap between the gate
electrode and the implanted source and drain region. The top
view of a finished device and the scanning electron micro-
scopic (SEM) image of a typical Ni/Au gate line with a gate
length Lg¼ 150 nm is shown in the insets of Fig. 6.
B. Thermal budget
In the gate-first process, the thermal budget is primarily
determined by the source and drain implant activation, which
is 600 C RTA in this work. Therefore, the source and drain
dopant activation temperature is crucial in the gate-first pro-
cess. In our previous work (Refs. 4, 13 and 21), we have
been using an activation temperature up to 750 C. In terms
of on-state performance, a higher implant anneal temperature
is believed to help increase the activation efficiency and
boost the drive current. However, the effect on on-current
(Ion) and transconductance (Gm) is found to be marginal. As
for the off-state performance, we have found that an activa-
tion temperature over 600 C dramatically increases the
source and drain junction leakage current. Accordingly, off-
state performance such as SS and drain-induced-barrier-
lowering (DIBL) degrade significantly due to the reverse
biased junction leakage current. As a result, we conclude
that 600 C RTA is the optimal activation temperature for
gate-first In-rich InGaAs MOSFETs as the device scales into
the deep-submicron regime. Due to the reduction of the ther-
mal budget down to 600 C for In-rich InGaAs, we use a
simple metal (Ni/Au) lift-off process to form the self-aligned
metal gate for gate-first InGaAs MOSFET fabrication in this
work. It is found that the Ni/Au metal gate is able to sustain
the highest processing temperature of 600 C. Detailed de-
vice performance is discussed in the next section.
FIG. 5. (Color online) Subthreshold swing of a gate-last In0.75Ga0.25As
MOSFETs with 400 or 600C PDA after gate oxide deposition, showing a
20% degradation at 600C PDA condition.
FIG. 6. (Color online) Schematic cross
section and fabrication process of a
self-aligned inversion-mode n-channel
In0.65Ga0.35As MOSFET with a gate-first
process. Insets show the SEM images of
Ni/Au gate line and top-view device
structure of a typical Lg¼ 150 nm
device.
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C. Scaling metrics study of gate-first deep-submicron
In0.65Ga0.35As MOSFETs
Figure 7(a) shows the output characteristic of a typical
150-nm gate-length self-aligned In0.65Ga0.35As MOSFET.
The maximum supply voltage VDD is 1.6V. The on-current at
a gate voltage of Vgs¼Vds¼ 1.6 V is 675 lA/lm. The same
device exhibits a maximum extrinsic transconductance Gm of
620 lS/lm at Vds¼ 1.6 V. The threshold voltage extracted
using linear extrapolation at Vds¼ 50mV is 0.33V for this
particular device. Figure 7(b) shows the subthreshold charac-
teristic of drain current Id and the source current Is vs Vgs for
the same device. The discrepancy of Id and Is at negative gate
bias is due to the reverse biased drain junction leakage cur-
rent as discussed in the previous section. Devices with gate
lengths smaller than 140 nm cannot be turned off due to the
short-channel effect (SCE).22 Thus the scaling metrics of
gate-first In0.65Ga0.35As MOSFETs with gate lengths varying
only from 140 to 300 nm is summarized in Fig. 8, including
Ion, Gm, VT, SS, and DIBL. The on-state performance does
not scale linearly in the deep-submicron regime due to the
impact-ionization enhancement in Ion for shorter gate length
devices. Devices with different gate lengths are all operated
in enhancement-mode with the threshold voltage VT of
FIG. 7. (a) output and (b) subthreshold characteristics of an Lg¼ 150 nm gate-first self-aligned In0.65Ga0.35As MOSFET with Ni/Au metal gate.
FIG. 8. (Color online) (a) on-current and peak transconductance at VDD¼ 1.6V (b) linear extrapolated (Vd¼ 50mV) threshold voltage (c) subthreshold swing
(SS) and (d) drain-induced barrier (DIBL) scaling metrics for gate-first self-aligned In0.65Ga0.35As MOSFET with Ni/Au metal gate.
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0.32–0.38 V, measured from the transfer characteristics in
linear region at drain-source voltage Vds¼ 50 mV. To mini-
mize the effect of process-induced threshold voltage varia-
tion, the VT shown here is averaged from 10 devices in
various dies for each gate length. For gate lengths larger than
200 nm, SS saturates at about 170 or 180 mV/dec when drain
voltage is biased at 0.8 or 1.6 V, which is mainly limited by
interface traps. These relatively large SS values induced by
interface states significantly limit the off-current of the tran-
sistor. Greater efforts should be placed on developing new
pre-gate and post-gate interface passivation techniques to
meet the state-of-the-art Si industry standard. For gate lengths
smaller than 200 nm, SS increases dramatically at a high
drain bias (Vd¼ 1.6 V), due to the enhanced SCE. This por-
tion of the off-state degradation can be improved by decreas-
ing interface traps, reducing the equivalent oxide thickness,14
or introducing three-dimensional (3D) device structures, such
as FinFETs,23 to achieve better electrostatic control of the
channel. On the other hand, devices with Lg greater than 250
nm have reasonable off-state performance without suffering
from DIBL. The off-state performance for the gate-first
InGaAs MOSFETs is comparable to our previous results using
the gate-last process14,22 with 5 nm Al2O3 gate oxide. No sig-
nificant degradation of interface quality is introduced by the
gate-first self-aligned process using conventional metal gate.
To continue the device scaling of InGaAs MOSFETs,
the key challenge is how to form an aggressively scaled
dielectric (EOT1nm) that effectively passivates the inter-
face states, which allows a steep subthreshold slope. Similar
to Si MOSFETs, the continuous shrinking of the InGaAs de-
vice dimension requires that more sophisticated processing
should be introduced, such as advanced doping profile,
multi-gate, thin-body structure, etc., to ensure the electro-
static control of the channel and the ability to tune the thresh-
old voltage. However, our study shows that particular
attention needs to be paid on the thermal budget in fabricat-
ing InGaAs MOSFETs so as to fully benefit from the intrin-
sic high mobility of the channel material.
IV. CONCLUSION
In conclusion, the thermal budget of gate-last and -gate-
first process in In-rich InGaAs MOSFET fabrication is sys-
tematically investigated. It is found that sulfur passivation
technique is incompatible with the gate-first self-aligned pro-
cess, which causes a significant negative VT shift and degrades
the off-state performance. We have demonstrated a gate-first
self-aligned deep-submicron In0.65Ga0.35As MOSFET process
without (NH4)2S treatment. A complete device scaling metrics
study has been carried out with no significant interface quality
degradation induced by the gate-first process. To further boost
the device performance, a new passivation technique compati-
ble with gate-first self-aligned process is needed, together
with more aggressive gate-dielectric scaling and the imple-
mentation of 3D device structure to alleviate the SCE.
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